OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 480

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4910d 21h /openrisc/
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 4911d 04h /openrisc/
458 or1ksim testsuite updates julius 4912d 02h /openrisc/
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4920d 16h /openrisc/
456 ORPSoCv2 or1200 - SPRs module format and comment update. Or1200 monitor Verilog now displays report and exit l.nops to stdout by default. julius 4920d 17h /openrisc/
455 Updated to support threads. Does require thread debugging enabled in uClibc. jeremybennett 4924d 19h /openrisc/
454 Updated to incorporate pthreads for Linux tool chain. jeremybennett 4926d 21h /openrisc/
453 Updates to support constructor/destructor initialization for uClibc. jeremybennett 4927d 08h /openrisc/
452 Update to define __UCLIBC__ when using the uClibc tool chain. jeremybennett 4927d 16h /openrisc/
451 More tidying up. jeremybennett 4931d 12h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.