OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 487

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
467 ORPmon - bug fixes and clean up. julius 4918d 01h /openrisc/
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README		 julius 4918d 07h /openrisc/
465 ORPSoC SPI flash load Makefile and README updates. julius 4918d 21h /openrisc/
464 More ORPmon updates. julius 4918d 22h /openrisc/
463 ORPmon update julius 4919d 01h /openrisc/
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.		 julius 4919d 06h /openrisc/
461 Updated to be much stricter about usage. jeremybennett 4921d 01h /openrisc/
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4921d 03h /openrisc/
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 4921d 09h /openrisc/
458 or1ksim testsuite updates julius 4922d 07h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.