OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 492

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
472 Various changes which improve the quality of the tracing. jeremybennett 4903d 09h /openrisc/
471 Adding ucos-ii port. julius 4905d 12h /openrisc/
470 ORPSoC OR1200 crt0 updates. julius 4906d 07h /openrisc/
469 newlib update - added zeroing of r0 to crt0.S julius 4907d 08h /openrisc/
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI
julius 4907d 08h /openrisc/
467 ORPmon - bug fixes and clean up. julius 4908d 06h /openrisc/
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README
julius 4908d 11h /openrisc/
465 ORPSoC SPI flash load Makefile and README updates. julius 4909d 02h /openrisc/
464 More ORPmon updates. julius 4909d 02h /openrisc/
463 ORPmon update julius 4909d 05h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.