OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 532

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
512 Updates for release 1.0rc3 for the OpenRISC 1000. jeremybennett 4827d 02h /openrisc/
511 Tagging the 0.5.1rc1 release of Or1ksim jeremybennett 4828d 01h /openrisc/
510 Updates for release 0.5.1rc1. jeremybennett 4828d 01h /openrisc/
509 Tagging the 0.5.0rc3 release of Or1ksim jeremybennett 4828d 02h /openrisc/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4829d 01h /openrisc/
507 Newlib libgloss board support update. Corresponding GCC port changes to support it. julius 4834d 22h /openrisc/
506 ORPSoC or1200 interrupt and syscall generation test julius 4835d 21h /openrisc/
505 OR1200 overflow detection fixup

SPIflash program update

or1200 driver library timer improvement
julius 4835d 22h /openrisc/
504 ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup julius 4852d 18h /openrisc/
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 4853d 14h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.