OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 571

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
551 Fixed typo (disble->disable) in cache disable functions. yannv 4786d 15h /openrisc/
550 Turned off verbose output in script. Documented diagnostics in testing. jeremybennett 4786d 15h /openrisc/
549 Clarified meaning of DEJAGNU. jeremybennett 4786d 16h /openrisc/
548 New scripts for testing, documentation of testing, fixes to DejaGnu test scripts and updates to scripts. jeremybennett 4786d 16h /openrisc/
547 ORPSoC dbg_if fix for slow Wishbone slaves julius 4788d 18h /openrisc/
546 ORPSoC update: Fix WB B3 bursting termination on error in WB B3 RAM model julius 4789d 10h /openrisc/
545 ORPSoC - revert unecessary i2c fix - driver oneliner was all that was needed. julius 4795d 13h /openrisc/
544 ORPSoC ordb1a3pe1500 update - adding SD card controller. julius 4795d 20h /openrisc/
543 i2c_master_slave bug fix for slave, potentially holding SDA low when master wants to send stop. julius 4795d 20h /openrisc/
542 ORPSoC scripts cleanup. Now centralised.

Documentation updated for ml501's SPI programming, noting issues with ISE12.
julius 4801d 10h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.