OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 589

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
569 Added AM_SILENT_RULES for nicer builds olof 4778d 15h /openrisc/
568 OPRSoC - adding Xilinx Xtreme DSP Spartan-3A 1800A board port and documentation julius 4784d 20h /openrisc/
567 ORPSoC ethmac test and diagnosis software program updates. julius 4785d 00h /openrisc/
566 or1ksim/eth: Fix ethernet file I/O on 64-bit machines stekern 4794d 12h /openrisc/
565 Fixes to gdbserver, updated tests for newlib. jeremybennett 4796d 12h /openrisc/
564 Update docs for new modules sub directory olof 4797d 09h /openrisc/
563 Search for external cores in <board>/modules path olof 4797d 10h /openrisc/
562 ORPSoC - board modelsim makefile tab/space fixup julius 4804d 18h /openrisc/
561 or1ksim - timer module, spr-defs.h re-bugfix julius 4804d 18h /openrisc/
560 ORPSoC update - update make scripts, XILINX_PATH setup changes.

Note - may require a change to XILINX_PATH on user systems.		 julius 4805d 08h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.