OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 669

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
649 porting some of standard demo tasks

fix serial port(UART) interrupt handler
filepang 4642d 21h /openrisc/
648 docs: OR1K architecture now labeled as revision 0 in draft spec julius 4645d 16h /openrisc/
647 or1200: update documentation to go with recent rtl commits julius 4645d 17h /openrisc/
646 Support ORSoC FT4232 board by using second JTAG; should make a command line option. yannv 4649d 03h /openrisc/
645 or1200: Specification document source now in asciidoc format. ODT and MS Word format documents deprecated, PDF regenerated julius 4663d 16h /openrisc/
644 or1200: the infamous l.rfe fix, and bug fix for when multiply is disabled julius 4663d 17h /openrisc/
643 or1200: new ALU comparision implementation option, TLB invalidate register indicated as not present, multiply overflow detection bug fix julius 4663d 17h /openrisc/
642 or1200: add carry, overflow bits, and range exception julius 4663d 17h /openrisc/
641 or1200: fix serial multiply/divide bug julius 4663d 17h /openrisc/
640 or1200: add l.ext instructions, fix a MAC bug julius 4663d 17h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.