OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 675

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
655 ORPSoC: add CFI flash controller to ml501, sw driver, tests, app, documentation julius 4630d 06h /openrisc/
654 added eCos-3.0 port skrzyp 4631d 11h /openrisc/
653 Make gdb link to or1ksim's libsim last, so wrapper works yannv 4638d 13h /openrisc/
652 Fix make compile.tcl for actel backend yannv 4638d 13h /openrisc/
651 ORPSoC: The ability to use a free/gimped version of Modelsim was restricted to
the reference build's scripts. This patch adds support for it to the
scripts for the board builds as well.

Signed-off-by: Julius Baxter <julius at opencores.org>
acked-by: Stefan Kristiansson <stefan.kristiansson at saunalahti.fi>
julius 4643d 08h /openrisc/
650 ORPSoC: documentation update to fix explanation of Xilinx environment setup, add section for Atlys board, various cleanups julius 4644d 06h /openrisc/
649 porting some of standard demo tasks

fix serial port(UART) interrupt handler
filepang 4660d 11h /openrisc/
648 docs: OR1K architecture now labeled as revision 0 in draft spec julius 4663d 07h /openrisc/
647 or1200: update documentation to go with recent rtl commits julius 4663d 07h /openrisc/
646 Support ORSoC FT4232 board by using second JTAG; should make a command line option. yannv 4666d 17h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.