OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] - Rev 822

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
802 OR1200: Fix for bug 88

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=88
julius 4386d 09h /openrisc/
801 ORPSoC: Fix bug 88

http://bugzilla.opencores.org/bugzilla4/show_bug.cgi?id=88
julius 4386d 09h /openrisc/
800 FreeRTOSV6.1.1
add or32_dma demo task for test dcache manuplation function
add simple driver of wb_dma
filepang 4399d 00h /openrisc/
799 FreeRTOSV6.1.1
add cache related function from u-boot from OpenRISC
enable I/D cache if present
filepang 4400d 00h /openrisc/
798 Added drivers for ethmac and sdcard_mass_storage_controller skrzyp 4402d 09h /openrisc/
797 testsuite: kill test processes that timeout pgavin 4410d 14h /openrisc/
796 Correct orpmon show_rx_buffs and show_mac_regs to use TX_BD_NUM properly. yannv 4413d 17h /openrisc/
795 Created or1200_rel3 branch from rev 794 olof 4414d 08h /openrisc/
794 ORPSoC, or1200: split out or1200_fpu_intfloat_conv_except module into own file

Fixes lint warnings.
julius 4419d 18h /openrisc/
793 Corrected Julius Baxter's email address in MAINTAINERS jeremybennett 4430d 17h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.