OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] - Rev 200

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
180 Rewritten to use namespace clean BSP in libgloss. Two versions of the library, one with, one without using the UART. jeremybennett 5106d 01h /openrisc/
179 Code is now loaded from address 0, with section .vectors loaded before any other section. This provides a convenient mechanism for setting up the OR1K exception vectors. jeremybennett 5106d 01h /openrisc/
178 Fixes a bug in prologue recognition without frame pointer. jeremybennett 5106d 01h /openrisc/
177 Specified CPU type for or32, corrected templates for or32-*-elf*. Corrected specs in or32.h, added init and fini. Added support for newlib, including -mor32-newlib and -mor32-newlib-uart options. jeremybennett 5106d 01h /openrisc/
176 Removing empty and redundant directory. jeremybennett 5111d 03h /openrisc/
175 Moved orpmon into bootloaders julius 5111d 03h /openrisc/
174 Consolidating all RTOS ports in one directory. jeremybennett 5111d 04h /openrisc/
173 Consolidating all RTOS ports in one directory. jeremybennett 5111d 04h /openrisc/
172 Information about this directory. jeremybennett 5111d 04h /openrisc/
171 A new directory for ports of real time operating systems. jeremybennett 5111d 04h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.