OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] - Rev 209

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
189 Fuller explanation of the build script given. jeremybennett 5116d 08h /openrisc/
188 More rigorous testing of options. jeremybennett 5116d 09h /openrisc/
187 Or1200 sprs FPU update julius 5118d 02h /openrisc/
186 OR1200 RTL FPU fix - RF writeback signal working properly again julius 5118d 05h /openrisc/
185 Adding single precision FPU to or1200, initial checkin, not fully tested yet julius 5118d 06h /openrisc/
184 Fix the UART version of newlib. jeremybennett 5119d 10h /openrisc/
183 Fix to setjmp, so it works. Some commenting tidy ups elsewhere. jeremybennett 5120d 02h /openrisc/
182 Removed redundant code. jeremybennett 5120d 02h /openrisc/
181 Updated, so only GCC tries to use parallel build. Redundant target for libgcc removed. jeremybennett 5120d 04h /openrisc/
180 Rewritten to use namespace clean BSP in libgloss. Two versions of the library, one with, one without using the UART. jeremybennett 5120d 04h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.