OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] - Rev 281

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
261 Linux patch update - all ioremap calls now default with cache inhibit julius 5070d 04h /openrisc/
260 Fixed `define in FPU that didnt need to be there julius 5070d 04h /openrisc/
259 Fixing or1200_defines FPU module selection defines - They are no longer needed julius 5072d 00h /openrisc/
258 Big OR1200 update - FPU, data cache write-back added, spec updated, ODT format doc now main one, default config set to both caches 8K, all integer arithmetic, FPU off julius 5072d 00h /openrisc/
257 Changed or1200 supplementary manual from referring or or1200v2 to be just for the or1200 in general julius 5072d 10h /openrisc/
256 Linux patch update - disabled SCET driver by default julius 5073d 05h /openrisc/
255 Linux patch update with USB host data cache issue solved, file formatting fixed julius 5075d 07h /openrisc/
254 Update of Linux patch with USB driver, rename of its or1ksim config file julius 5076d 00h /openrisc/
253 No need to define PROTOTYPES, now DWARF 2 debugging is the default. jeremybennett 5076d 11h /openrisc/
252 Changes to use source and line info when DWARF debug data is available. jeremybennett 5076d 11h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.