OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] - Rev 471

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
451 More tidying up. jeremybennett 4974d 14h /openrisc/
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4974d 17h /openrisc/
449 ORPSoC - or1200_monitor.v additions enabling new experimental execution checks.

Replace use of "clean-all" with "distclean" as make rule to clean things.
julius 4976d 14h /openrisc/
448 Changed or32 to openrisc as Linux architecture name. jeremybennett 4977d 00h /openrisc/
447 Updates to register order. jeremybennett 4977d 18h /openrisc/
446 gdb-7.2 gdbserver updates. julius 4978d 13h /openrisc/
445 gdbserver update to use kernel port ptrace register definitions. julius 4979d 09h /openrisc/
444 Changes to ABI handling of varargs. jeremybennett 4979d 18h /openrisc/
443 Work in progress on more efficient Ethernet. jeremybennett 4979d 22h /openrisc/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4980d 12h /openrisc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.