OpenCores

URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3/] - Rev 434

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
226	Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated	julius	5097d 16h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
224	Add new library functions and modify existing ones. Change the parameter type enumarations to upper case. New (simplified and corrected) config file parsing. No include files or default sim.cfg.	jeremybennett	5097d 23h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
220	Updated library interface to take a full command line (this will break all old code). Added -q/--quiet and --report-memory-errors flags to command line. Fixed all tests to match this.	jeremybennett	5104d 14h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
202	Adding executed log in binary format capability to or1ksim	julius	5110d 18h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
144	Missing file to fix bug 1797.	jeremybennett	5127d 17h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
143	Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195).	jeremybennett	5127d 19h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
134	Updates for stable release 0.4.0	jeremybennett	5135d 23h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
127	New config option to allow l.xori with unsigned operand.	jeremybennett	5141d 19h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
124	Overflow handling now in line with architecture manual. Tests added.	jeremybennett	5142d 15h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/
123	Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added.	jeremybennett	5142d 19h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.