URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3/] [cpu/] [common/] - Rev 440

Rev	Log message	Author	Age	Path
100	Single precision FPU stuff for or1ksim	julius	5167d 04h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/
98	Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller.	jeremybennett	5173d 03h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/
97	Updates to test the new JTAG library interface (not yet complete).	jeremybennett	5187d 09h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/
96	Various changes which had not been picked up in earlier commits.	jeremybennett	5188d 11h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/
91	Tidy up of some obsolete configuration code.	jeremybennett	5201d 00h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/
90	Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain).	jeremybennett	5201d 01h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/
82	Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check". Incorporate Mark Jarvis's fixes for Mac OS X.	jeremybennett	5202d 00h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/
80	Add missing configuration files to SVN.	jeremybennett	5202d 04h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/
19	Initial commit of Or1ksim 0.3.0 into the new repository	jeremybennett	5532d 09h	/openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/common/