OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3/] [cpu/] [or32/] - Rev 240

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5143d 09h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or32/
104 Candidate release 0.4.0rc4 jeremybennett 5146d 17h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or32/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5155d 10h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or32/
100 Single precision FPU stuff for or1ksim julius 5155d 13h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or32/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5161d 12h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or32/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5175d 18h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or32/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5176d 19h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or32/
91 Tidy up of some obsolete configuration code. jeremybennett 5189d 08h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or32/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5189d 09h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or32/
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5190d 09h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3/cpu/or32/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.