OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 390

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
368 Toolchain script: adding sim url path julius 5000d 18h /openrisc/trunk/
367 Fixup 1.0 release script julius 5000d 18h /openrisc/trunk/
366 Version 1.0 toolchain script commit julius 5000d 18h /openrisc/trunk/
365 Linux-2.6.34 patch update with updated USB ohs900 host julius 5003d 12h /openrisc/trunk/
364 OR1200 passes verilator lint. Mainly fixes to widths, and all case statements
altered to casez and Xs changed to ?s.

OR1200 PIC default width back to 31 (was accidentally changed to ORPSoC's 20
last checkin)

OR1200 spec updated to version 0.9, various updates.

OR1200 in ORPSoC and main OR1200 in sync, only difference is defines.
julius 5012d 11h /openrisc/trunk/
363 ORPSoC's RTL code fixed to pass linting by Verilator.

ORPSoC's debug interface disabled for now in both RTL and System C top level.

Profiled building of cycle-accurate model now done correctly.
julius 5012d 21h /openrisc/trunk/
362 ORPSoCv2 verilator building working again. Board build fixes to follow julius 5014d 07h /openrisc/trunk/
361 OPRSoCv2 - adding things left out in last check-in julius 5014d 11h /openrisc/trunk/
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5014d 11h /openrisc/trunk/
359 Removing duplicate OR1200 spec from docs/ path, original in or1200/doc should be used instead, also moving Japanese OR1200 spec to or1200/doc julius 5014d 18h /openrisc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.