OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 458

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
438 Fix to newlib header and library locations. jeremybennett 4960d 16h /openrisc/trunk/
437 Or1ksim - ethernet peripheral update, working much better. julius 4963d 06h /openrisc/trunk/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4964d 06h /openrisc/trunk/
435 ORPSoC updates
OR1200 multiply/MAC/division unit update with serial multiply and
divide options. Full divide not synthesizable yet.
New software tests of multiply and divide functionality.
julius 4964d 07h /openrisc/trunk/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4967d 12h /openrisc/trunk/
433 New single program interrupt test programs. jeremybennett 4968d 15h /openrisc/trunk/
432 Updates to handle interrupts correctly. jeremybennett 4968d 16h /openrisc/trunk/
431 Updated and move OR1200 supplementary manual.

or_debug_proxy GDB RSP interface fix.

ORPSoC S/W and makefile updates.
julius 4970d 14h /openrisc/trunk/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4971d 12h /openrisc/trunk/
429 or1ksim update - remove debug printfs from eth MDIO emulation function
and fix illegal instruction vector jump for invalid instructions.
julius 4971d 16h /openrisc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.