OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 539

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
515 Minor synch with recent changes by Joern. jeremybennett 4829d 07h /openrisc/trunk/
514 Changes for version 1.0rc3 for OpenRISC 1000. Various bugs and tests fixed. jeremybennett 4829d 10h /openrisc/trunk/
512 Updates for release 1.0rc3 for the OpenRISC 1000. jeremybennett 4829d 13h /openrisc/trunk/
510 Updates for release 0.5.1rc1. jeremybennett 4830d 12h /openrisc/trunk/
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4831d 12h /openrisc/trunk/
507 Newlib libgloss board support update. Corresponding GCC port changes to support it. julius 4837d 09h /openrisc/trunk/
506 ORPSoC or1200 interrupt and syscall generation test julius 4838d 08h /openrisc/trunk/
505 OR1200 overflow detection fixup

SPIflash program update

or1200 driver library timer improvement
julius 4838d 09h /openrisc/trunk/
504 ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup julius 4855d 05h /openrisc/trunk/
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 4856d 01h /openrisc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.