OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 668

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
648 docs: OR1K architecture now labeled as revision 0 in draft spec julius 4653d 14h /openrisc/trunk/
647 or1200: update documentation to go with recent rtl commits julius 4653d 14h /openrisc/trunk/
646 Support ORSoC FT4232 board by using second JTAG; should make a command line option. yannv 4657d 01h /openrisc/trunk/
645 or1200: Specification document source now in asciidoc format. ODT and MS Word format documents deprecated, PDF regenerated julius 4671d 14h /openrisc/trunk/
644 or1200: the infamous l.rfe fix, and bug fix for when multiply is disabled julius 4671d 15h /openrisc/trunk/
643 or1200: new ALU comparision implementation option, TLB invalidate register indicated as not present, multiply overflow detection bug fix julius 4671d 15h /openrisc/trunk/
642 or1200: add carry, overflow bits, and range exception julius 4671d 15h /openrisc/trunk/
641 or1200: fix serial multiply/divide bug julius 4671d 15h /openrisc/trunk/
640 or1200: add l.ext instructions, fix a MAC bug julius 4671d 15h /openrisc/trunk/
639 or1200: or1200_dpram.v change task set_gpr to function julius 4671d 15h /openrisc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.