OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] - Rev 519

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4883d 12h /openrisc/trunk/
493 ORPSoC VPI JTAG interface, hopefully fix 64-bit machine compile issues. julius 4885d 20h /openrisc/trunk/
492 ORPSoC VPI interface for modelsim and documentation update julius 4886d 18h /openrisc/trunk/
491 ORPSoC or1200_monitor update. julius 4887d 05h /openrisc/trunk/
490 Updates to fix spurious test failures and register scheduling. jeremybennett 4891d 11h /openrisc/trunk/
489 ORPSoC sw cleanup. Remove warnings. julius 4896d 18h /openrisc/trunk/
488 ORPSoC OR1200 driver - tick timer exception handler reverted to generic - cpu tick function hook used as default in handler table. OR1200 timer demo sw for board added. julius 4896d 18h /openrisc/trunk/
487 ORPSoC main software makefile update julius 4899d 16h /openrisc/trunk/
486 ORPSoC updates, mainly software, i2c driver julius 4899d 16h /openrisc/trunk/
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 4903d 21h /openrisc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.