OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] - Rev 567

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
547 ORPSoC dbg_if fix for slow Wishbone slaves julius 4825d 19h /openrisc/trunk/
546 ORPSoC update: Fix WB B3 bursting termination on error in WB B3 RAM model julius 4826d 11h /openrisc/trunk/
545 ORPSoC - revert unecessary i2c fix - driver oneliner was all that was needed. julius 4832d 14h /openrisc/trunk/
544 ORPSoC ordb1a3pe1500 update - adding SD card controller. julius 4832d 21h /openrisc/trunk/
543 i2c_master_slave bug fix for slave, potentially holding SDA low when master wants to send stop. julius 4832d 21h /openrisc/trunk/
542 ORPSoC scripts cleanup. Now centralised.

Documentation updated for ml501's SPI programming, noting issues with ISE12.
julius 4838d 10h /openrisc/trunk/
541 uC/OS-II port update - maintain cache settings in SR for new tasks. Thanks to contributor Stefan Kristiansson julius 4840d 16h /openrisc/trunk/
540 Ensure the re-entrancy structure is re-initialized on restart. jeremybennett 4841d 12h /openrisc/trunk/
539 newlib update - sync exception stack size define between crt0 and or1k-support library julius 4841d 18h /openrisc/trunk/
538 or1ksim updates. spr-def.h updates, Cygwin compile error fixes. julius 4848d 15h /openrisc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.