OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] - Rev 132

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
111 Changed conditionals for Verilator to "verilator" instead of "VERILATOR". jeremybennett 5147d 13h /openrisc/trunk/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5148d 10h /openrisc/trunk/
109 or_debug_proxy does signals with signals, just ignores signals julius 5148d 18h /openrisc/trunk/
108 Updated to clarify overflow and exceptions for l.add, l.addc, l.addi, l.addic, l.div and l.divu. jeremybennett 5150d 08h /openrisc/trunk/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5150d 09h /openrisc/trunk/
106 Removing old tests, pending addition of new ones. jeremybennett 5150d 09h /openrisc/trunk/
104 Candidate release 0.4.0rc4 jeremybennett 5153d 17h /openrisc/trunk/
103 Updated to clarify lf.madd.d and lf.madd.s opcodes. jeremybennett 5154d 13h /openrisc/trunk/
102 added linux-2.6.34 and uClibc-0.9.31 patch file marcus.erlandsson 5160d 20h /openrisc/trunk/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5162d 11h /openrisc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.