OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] - Rev 137

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5164d 20h /openrisc/trunk/
113 Updates to exception handling for l.add and l.div jeremybennett 5165d 19h /openrisc/trunk/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5165d 19h /openrisc/trunk/
111 Changed conditionals for Verilator to "verilator" instead of "VERILATOR". jeremybennett 5165d 23h /openrisc/trunk/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5166d 20h /openrisc/trunk/
109 or_debug_proxy does signals with signals, just ignores signals julius 5167d 04h /openrisc/trunk/
108 Updated to clarify overflow and exceptions for l.add, l.addc, l.addi, l.addic, l.div and l.divu. jeremybennett 5168d 18h /openrisc/trunk/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5168d 19h /openrisc/trunk/
106 Removing old tests, pending addition of new ones. jeremybennett 5168d 19h /openrisc/trunk/
104 Candidate release 0.4.0rc4 jeremybennett 5172d 03h /openrisc/trunk/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.