OpenCores

URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] - Rev 453

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
433	New single program interrupt test programs.	jeremybennett	5003d 19h	/openrisc/trunk/
432	Updates to handle interrupts correctly.	jeremybennett	5003d 20h	/openrisc/trunk/
431	Updated and move OR1200 supplementary manual. or_debug_proxy GDB RSP interface fix. ORPSoC S/W and makefile updates.	julius	5005d 19h	/openrisc/trunk/
430	or1ksim - clarifying interrupt behavior in code and documentation.	julius	5006d 17h	/openrisc/trunk/
429	or1ksim update - remove debug printfs from eth MDIO emulation function and fix illegal instruction vector jump for invalid instructions.	julius	5006d 20h	/openrisc/trunk/
428	or1ksim - adding preliminary PHY emulation to ethernet peripheral.	julius	5009d 16h	/openrisc/trunk/
427	Fixes for C++ to correspond to fixes in uClibc.	jeremybennett	5011d 00h	/openrisc/trunk/
426	ORPSoC update Reverted back to previous OR1200 instruction cache. (...which...) Fixed or1200-except test failure on generic model. ML501 build not passing or1200-except test. Tried disabling burst on the bus (memory server doesn't support it yet) to no avail. To be continued...	julius	5012d 11h	/openrisc/trunk/
425	ORPSoC update: GDB servers in VPI and System C model updated to deal with packets gdb-7.2 sends. Documentation updated. Reference design tests can now be run in or1ksim (added rule to sim/bin/Makefile). or1200-except doesn't appear to work as illegal instruction error isn't causing jump to vector. Updated Or1200 tests to report test success value and then exit with value 0.	julius	5012d 12h	/openrisc/trunk/
424	C++ library, needed for C++ compiler.	jeremybennett	5012d 22h	/openrisc/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.