OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 231

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 Removing old tests, pending addition of new ones. jeremybennett 5123d 15h /openrisc/trunk/or1ksim/
104 Candidate release 0.4.0rc4 jeremybennett 5126d 22h /openrisc/trunk/or1ksim/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5135d 16h /openrisc/trunk/or1ksim/
100 Single precision FPU stuff for or1ksim julius 5135d 18h /openrisc/trunk/or1ksim/
99 Bug in test evaluation for library fixed. jeremybennett 5140d 16h /openrisc/trunk/or1ksim/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5141d 17h /openrisc/trunk/or1ksim/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5156d 00h /openrisc/trunk/or1ksim/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5157d 01h /openrisc/trunk/or1ksim/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.
jeremybennett 5158d 17h /openrisc/trunk/or1ksim/
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5162d 15h /openrisc/trunk/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.