OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 415

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5101d 18h /openrisc/trunk/or1ksim/
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5101d 22h /openrisc/trunk/or1ksim/
122 Added l.ror and l.rori with associated tests. jeremybennett 5102d 18h /openrisc/trunk/or1ksim/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5102d 18h /openrisc/trunk/or1ksim/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5103d 15h /openrisc/trunk/or1ksim/
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5105d 18h /openrisc/trunk/or1ksim/
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5106d 18h /openrisc/trunk/or1ksim/
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5106d 19h /openrisc/trunk/or1ksim/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5107d 18h /openrisc/trunk/or1ksim/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5108d 19h /openrisc/trunk/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.