OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 771

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
450 Simplified (and hopefully more reliable) Ethernet MAC/PHY. jeremybennett 4934d 06h /openrisc/trunk/or1ksim/
443 Work in progress on more efficient Ethernet. jeremybennett 4939d 10h /openrisc/trunk/or1ksim/
442 OR1Ksim - adding trace controlability by SIGUSR1 signal. julius 4940d 00h /openrisc/trunk/or1ksim/
440 Updated documentation to describe new Ethernet usage. jeremybennett 4941d 02h /openrisc/trunk/or1ksim/
437 Or1ksim - ethernet peripheral update, working much better. julius 4948d 20h /openrisc/trunk/or1ksim/
436 Or1ksim ethernet TAP updates. Ethernet test still failing. julius 4949d 20h /openrisc/trunk/or1ksim/
434 Work in progress with new Ethernet TUN/TAP interface. jeremybennett 4953d 02h /openrisc/trunk/or1ksim/
433 New single program interrupt test programs. jeremybennett 4954d 05h /openrisc/trunk/or1ksim/
432 Updates to handle interrupts correctly. jeremybennett 4954d 06h /openrisc/trunk/or1ksim/
430 or1ksim - clarifying interrupt behavior in code and documentation. julius 4957d 02h /openrisc/trunk/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.