OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 230

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
106 Removing old tests, pending addition of new ones. jeremybennett 5184d 21h /openrisc/trunk/or1ksim/
104 Candidate release 0.4.0rc4 jeremybennett 5188d 04h /openrisc/trunk/or1ksim/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5196d 22h /openrisc/trunk/or1ksim/
100 Single precision FPU stuff for or1ksim julius 5197d 00h /openrisc/trunk/or1ksim/
99 Bug in test evaluation for library fixed. jeremybennett 5201d 22h /openrisc/trunk/or1ksim/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5202d 23h /openrisc/trunk/or1ksim/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5217d 05h /openrisc/trunk/or1ksim/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5218d 07h /openrisc/trunk/or1ksim/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.
jeremybennett 5219d 23h /openrisc/trunk/or1ksim/
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5223d 21h /openrisc/trunk/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.