OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] - Rev 430

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
202 Adding executed log in binary format capability to or1ksim julius 5109d 01h /openrisc/trunk/or1ksim/
144 Missing file to fix bug 1797. jeremybennett 5126d 00h /openrisc/trunk/or1ksim/
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5126d 02h /openrisc/trunk/or1ksim/
134 Updates for stable release 0.4.0 jeremybennett 5134d 06h /openrisc/trunk/or1ksim/
127 New config option to allow l.xori with unsigned operand. jeremybennett 5140d 02h /openrisc/trunk/or1ksim/
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5140d 22h /openrisc/trunk/or1ksim/
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5141d 02h /openrisc/trunk/or1ksim/
122 Added l.ror and l.rori with associated tests. jeremybennett 5141d 22h /openrisc/trunk/or1ksim/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5141d 22h /openrisc/trunk/or1ksim/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5142d 19h /openrisc/trunk/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.