OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [common/] - Rev 532

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5128d 09h /openrisc/trunk/or1ksim/cpu/common/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5129d 06h /openrisc/trunk/or1ksim/cpu/common/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5133d 08h /openrisc/trunk/or1ksim/cpu/common/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5148d 10h /openrisc/trunk/or1ksim/cpu/common/
100 Single precision FPU stuff for or1ksim julius 5148d 12h /openrisc/trunk/or1ksim/cpu/common/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5154d 11h /openrisc/trunk/or1ksim/cpu/common/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5168d 18h /openrisc/trunk/or1ksim/cpu/common/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5169d 19h /openrisc/trunk/or1ksim/cpu/common/
91 Tidy up of some obsolete configuration code. jeremybennett 5182d 08h /openrisc/trunk/or1ksim/cpu/common/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5182d 09h /openrisc/trunk/or1ksim/cpu/common/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.