OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [common/] - Rev 769

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5074d 17h /openrisc/trunk/or1ksim/cpu/common/
220 Updated library interface to take a full command line (this will break all old code). Added -q/--quiet and --report-memory-errors flags to command line. Fixed all tests to match this. jeremybennett 5081d 16h /openrisc/trunk/or1ksim/cpu/common/
202 Adding executed log in binary format capability to or1ksim julius 5087d 20h /openrisc/trunk/or1ksim/cpu/common/
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5119d 16h /openrisc/trunk/or1ksim/cpu/common/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5120d 17h /openrisc/trunk/or1ksim/cpu/common/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5121d 14h /openrisc/trunk/or1ksim/cpu/common/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5125d 17h /openrisc/trunk/or1ksim/cpu/common/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5140d 19h /openrisc/trunk/or1ksim/cpu/common/
100 Single precision FPU stuff for or1ksim julius 5140d 21h /openrisc/trunk/or1ksim/cpu/common/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5146d 20h /openrisc/trunk/or1ksim/cpu/common/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.