OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or32/] - Rev 538

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
226 Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated julius 5077d 01h /openrisc/trunk/or1ksim/cpu/or32/
220 Updated library interface to take a full command line (this will break all old code). Added -q/--quiet and --report-memory-errors flags to command line. Fixed all tests to match this. jeremybennett 5084d 00h /openrisc/trunk/or1ksim/cpu/or32/
202 Adding executed log in binary format capability to or1ksim julius 5090d 04h /openrisc/trunk/or1ksim/cpu/or32/
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5107d 05h /openrisc/trunk/or1ksim/cpu/or32/
127 New config option to allow l.xori with unsigned operand. jeremybennett 5121d 05h /openrisc/trunk/or1ksim/cpu/or32/
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5122d 01h /openrisc/trunk/or1ksim/cpu/or32/
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5122d 05h /openrisc/trunk/or1ksim/cpu/or32/
122 Added l.ror and l.rori with associated tests. jeremybennett 5123d 01h /openrisc/trunk/or1ksim/cpu/or32/
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5123d 01h /openrisc/trunk/or1ksim/cpu/or32/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5123d 22h /openrisc/trunk/or1ksim/cpu/or32/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.