OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [cpu/] [or32/] - Rev 239

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 Candidate release 0.4.0rc4 jeremybennett 5151d 17h /openrisc/trunk/or1ksim/cpu/or32/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5160d 10h /openrisc/trunk/or1ksim/cpu/or32/
100 Single precision FPU stuff for or1ksim julius 5160d 13h /openrisc/trunk/or1ksim/cpu/or32/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5166d 12h /openrisc/trunk/or1ksim/cpu/or32/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5180d 18h /openrisc/trunk/or1ksim/cpu/or32/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5181d 19h /openrisc/trunk/or1ksim/cpu/or32/
91 Tidy up of some obsolete configuration code. jeremybennett 5194d 08h /openrisc/trunk/or1ksim/cpu/or32/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5194d 09h /openrisc/trunk/or1ksim/cpu/or32/
82 Major restructuring of the testbench, now named testsuite to bring it into the main package with its own configuration. Uses DejaGNU and builds using a standard top level "make check".

Incorporate Mark Jarvis's fixes for Mac OS X.		 jeremybennett 5195d 09h /openrisc/trunk/or1ksim/cpu/or32/
80 Add missing configuration files to SVN. jeremybennett 5195d 12h /openrisc/trunk/or1ksim/cpu/or32/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.