URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] - Rev 236

Rev	Log message	Author	Age	Path
104	Candidate release 0.4.0rc4	jeremybennett	5131d 22h	/openrisc/trunk/or1ksim/doc/
101	ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c	jeremybennett	5140d 16h	/openrisc/trunk/or1ksim/doc/
100	Single precision FPU stuff for or1ksim	julius	5140d 18h	/openrisc/trunk/or1ksim/doc/
99	Bug in test evaluation for library fixed.	jeremybennett	5145d 16h	/openrisc/trunk/or1ksim/doc/
98	Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller.	jeremybennett	5146d 17h	/openrisc/trunk/or1ksim/doc/
97	Updates to test the new JTAG library interface (not yet complete).	jeremybennett	5161d 00h	/openrisc/trunk/or1ksim/doc/
96	Various changes which had not been picked up in earlier commits.	jeremybennett	5162d 01h	/openrisc/trunk/or1ksim/doc/
93	Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0.	jeremybennett	5167d 15h	/openrisc/trunk/or1ksim/doc/
91	Tidy up of some obsolete configuration code.	jeremybennett	5174d 14h	/openrisc/trunk/or1ksim/doc/
90	Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain).	jeremybennett	5174d 15h	/openrisc/trunk/or1ksim/doc/