OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] - Rev 383

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
110 or1ksim make check should work without a libc in the or32-elf tools julius 5121d 11h /openrisc/trunk/or1ksim/doc/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5123d 11h /openrisc/trunk/or1ksim/doc/
104 Candidate release 0.4.0rc4 jeremybennett 5126d 18h /openrisc/trunk/or1ksim/doc/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5135d 12h /openrisc/trunk/or1ksim/doc/
100 Single precision FPU stuff for or1ksim julius 5135d 14h /openrisc/trunk/or1ksim/doc/
99 Bug in test evaluation for library fixed. jeremybennett 5140d 12h /openrisc/trunk/or1ksim/doc/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5141d 13h /openrisc/trunk/or1ksim/doc/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5155d 19h /openrisc/trunk/or1ksim/doc/
96 Various changes which had not been picked up in earlier commits. jeremybennett 5156d 21h /openrisc/trunk/or1ksim/doc/
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5162d 11h /openrisc/trunk/or1ksim/doc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.