OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] - Rev 428

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5123d 17h /openrisc/trunk/or1ksim/doc/
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5124d 14h /openrisc/trunk/or1ksim/doc/
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5126d 17h /openrisc/trunk/or1ksim/doc/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5128d 17h /openrisc/trunk/or1ksim/doc/
110 or1ksim make check should work without a libc in the or32-elf tools julius 5129d 18h /openrisc/trunk/or1ksim/doc/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5131d 18h /openrisc/trunk/or1ksim/doc/
104 Candidate release 0.4.0rc4 jeremybennett 5135d 01h /openrisc/trunk/or1ksim/doc/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5143d 19h /openrisc/trunk/or1ksim/doc/
100 Single precision FPU stuff for or1ksim julius 5143d 21h /openrisc/trunk/or1ksim/doc/
99 Bug in test evaluation for library fixed. jeremybennett 5148d 19h /openrisc/trunk/or1ksim/doc/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.