OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] - Rev 430

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
124	Overflow handling now in line with architecture manual. Tests added.	jeremybennett	5124d 05h	/openrisc/trunk/or1ksim/doc/
123	Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added.	jeremybennett	5124d 09h	/openrisc/trunk/or1ksim/doc/
121	Adds exception handling to l.jalr and l.jr. Adds appropriate tests.	jeremybennett	5125d 06h	/openrisc/trunk/or1ksim/doc/
118	New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library.	jeremybennett	5126d 03h	/openrisc/trunk/or1ksim/doc/
116	Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time.	jeremybennett	5128d 06h	/openrisc/trunk/or1ksim/doc/
112	Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register.	jeremybennett	5130d 05h	/openrisc/trunk/or1ksim/doc/
110	or1ksim make check should work without a libc in the or32-elf tools	julius	5131d 07h	/openrisc/trunk/or1ksim/doc/
107	New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug.	jeremybennett	5133d 06h	/openrisc/trunk/or1ksim/doc/
104	Candidate release 0.4.0rc4	jeremybennett	5136d 13h	/openrisc/trunk/or1ksim/doc/
101	ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c	jeremybennett	5145d 07h	/openrisc/trunk/or1ksim/doc/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.