URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] [or1ksim/] [doc/] - Rev 440

Rev	Log message	Author	Age	Path
202	Adding executed log in binary format capability to or1ksim	julius	5109d 00h	/openrisc/trunk/or1ksim/doc/
143	Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195).	jeremybennett	5126d 01h	/openrisc/trunk/or1ksim/doc/
134	Updates for stable release 0.4.0	jeremybennett	5134d 05h	/openrisc/trunk/or1ksim/doc/
127	New config option to allow l.xori with unsigned operand.	jeremybennett	5140d 01h	/openrisc/trunk/or1ksim/doc/
124	Overflow handling now in line with architecture manual. Tests added.	jeremybennett	5140d 21h	/openrisc/trunk/or1ksim/doc/
123	Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added.	jeremybennett	5141d 01h	/openrisc/trunk/or1ksim/doc/
121	Adds exception handling to l.jalr and l.jr. Adds appropriate tests.	jeremybennett	5141d 21h	/openrisc/trunk/or1ksim/doc/
118	New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library.	jeremybennett	5142d 18h	/openrisc/trunk/or1ksim/doc/
116	Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time.	jeremybennett	5144d 21h	/openrisc/trunk/or1ksim/doc/
112	Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register.	jeremybennett	5146d 21h	/openrisc/trunk/or1ksim/doc/