OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [peripheral/] - Rev 532

Go to most recent revision

Filtering Options

Rev	Log message	Author	Age	Path
235	Removed support for old OpenRISC JTAG Remote Protocol.	jeremybennett	5069d 04h	/openrisc/trunk/or1ksim/peripheral/
234	Minor tidy ups. DOS end of line chars fixed.	jeremybennett	5070d 06h	/openrisc/trunk/or1ksim/peripheral/
233	New softfloat FPU and testfloat sw for or1ksim	julius	5070d 17h	/openrisc/trunk/or1ksim/peripheral/
230	Changed library interface. Fixed namespace problems with instruction lookup in library. * configure: Regenerated. * configure.ac: Version changed to current date. * cpu/or1k/opcode/or32.h <or1ksim_build_automata>: Renamed from build_automata. <l_none, num_opcodes, insn_index>: Deleted. <or1ksim_op_start>: Renamed from op_start. <or1ksim_automata>: Renamed from automata. <or1ksim_ti>: Renamed from ti. <or1ksim_or32_opcodes>: Renamed from or32_opcodes. <or1ksim_disassembled>: Renamed from disassembled. <or1ksim_insn_len>: Renamed from insn_len. <or1ksim_insn_name>: Renamed from insn_name. <or1ksim_destruct_automata>: Renamed from destruct_automata. <or1ksim_insn_decode>: Renamed from insn_decode. <or1ksim_disassemble_insn>: Renamed from disassemble_insn. <or1ksim_disassemble_index>: Renamed from disassemble_index. <or1ksim_extend_imm>: Renamed from extend_imm. <or1ksim_or32_extract>: Renamed from or32_extract * cpu/or32/or32.c, cpu/or32/execute.c, cpu/or32/generate.c, * cpu/common/stats.c, cpu/common/abstract.c, cpu/common/parse.c, * cpu/or1k/opcode/or32.h, cuc/load.c, cuc/cuc.c, * support/dumpverilog.c, toplevel-support.c: Renaming corresponding to changes in cpu/or1k/opcode/or32.h. * cpu/or32/execute-fp.h: Deleted * cpu/or32/generate.c <include_strings>: Remove reference to execute-fp.h * cpu/or32/execute.c <host_fp_rm>: Declared static. (fp_set_flags_restore_host_rm, fp_set_or1k_rm): Declared static, forward declaration removed. * or1ksim.h (or1ksim_read_mem, or1ksim_write_mem): addr arg changed to unsigned long int. (or1ksim_read_spr): sprval_ptr arg changed to unsigned long int . (or1ksim_write_spr): sprval arg changed to unsigned long int. (or1ksim_read_reg): regval_ptr arg changed to unsigned long int . (or1ksim_write_reg): regval arg changed to unsigned long int. * libtoplevel.c (or1ksim_read_mem, or1ksim_write_mem): addr arg changed to unsigned long int. (or1ksim_read_spr): sprval_ptr arg changed to unsigned long int . (or1ksim_write_spr): sprval arg changed to unsigned long int. (or1ksim_read_reg): regval_ptr arg changed to unsigned long int . (or1ksim_write_reg): regval arg changed to unsigned long int.	jeremybennett	5071d 21h	/openrisc/trunk/or1ksim/peripheral/
226	Orksim floating point support additions, spr-defs.h updates, newlib cache init routines updated	julius	5073d 22h	/openrisc/trunk/or1ksim/peripheral/
224	Add new library functions and modify existing ones. Change the parameter type enumarations to upper case. New (simplified and corrected) config file parsing. No include files or default sim.cfg.	jeremybennett	5074d 05h	/openrisc/trunk/or1ksim/peripheral/
121	Adds exception handling to l.jalr and l.jr. Adds appropriate tests.	jeremybennett	5119d 22h	/openrisc/trunk/or1ksim/peripheral/
118	New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library.	jeremybennett	5120d 19h	/openrisc/trunk/or1ksim/peripheral/
112	Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register.	jeremybennett	5124d 22h	/openrisc/trunk/or1ksim/peripheral/
110	or1ksim make check should work without a libc in the or32-elf tools	julius	5125d 23h	/openrisc/trunk/or1ksim/peripheral/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.