OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [or1ksim/] [testsuite/] [test-code-or1k/] [inst-set-test/] - Rev 771

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5141d 16h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5142d 15h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5145d 16h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/
106 Removing old tests, pending addition of new ones. jeremybennett 5145d 16h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5157d 17h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5163d 18h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5178d 00h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.
jeremybennett 5180d 18h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5191d 16h /openrisc/trunk/or1ksim/testsuite/test-code-or1k/inst-set-test/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.