OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] - Rev 544

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
426 ORPSoC update

Reverted back to previous OR1200 instruction cache.
(...which...)
Fixed or1200-except test failure on generic model.

ML501 build not passing or1200-except test. Tried disabling
burst on the bus (memory server doesn't support it yet) to
no avail. To be continued...		 julius 4939d 09h /openrisc/trunk/orpsocv2/rtl/
415 ORPSoC - ML501 update, working again.
Documentation update including information on ML501 build
OR1200 updates to do with instruction cache tag signal when
invalidate instruction used.
Added ability to define address to pass to SPI flash when
booting.
Added SPI sw test for board which allows inspection of
data in a flash.		 julius 4947d 19h /openrisc/trunk/orpsocv2/rtl/
412 ORPSoC update - Rearranged Xilinx ML501, simulations working again. julius 4951d 09h /openrisc/trunk/orpsocv2/rtl/
411 Improved ethmac testbench and software.

Renamed some OR1200 library functions to be more generic.

Fixed bug with versatile_mem_ctrl for Actel board.

Added ability to simulate gatelevel modules alongside RTL modules
in board build.		 julius 4951d 21h /openrisc/trunk/orpsocv2/rtl/
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.		 julius 4952d 21h /openrisc/trunk/orpsocv2/rtl/
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 4953d 09h /openrisc/trunk/orpsocv2/rtl/
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 4954d 14h /openrisc/trunk/orpsocv2/rtl/
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.		 julius 4956d 20h /openrisc/trunk/orpsocv2/rtl/
392 ORPSoCv2 software path reorganisation stage 1. julius 4960d 11h /openrisc/trunk/orpsocv2/rtl/
391 Removing modules no longer needed in ORPSoCv2 julius 4961d 12h /openrisc/trunk/orpsocv2/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.