OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [orpsocv2/] [rtl/] [verilog/] - Rev 506

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
409 ORPSoC: Renamed eth core to ethmac (correct name), added drivers for it.
Updated ethernet MAC's instantiation in ORDB1A3PE1500 board build.
Updated documentation.		 julius 4975d 08h /openrisc/trunk/orpsocv2/rtl/verilog/
408 ORPSoC update - adding support for ORSoC development board, many changes, documentation update, too. julius 4975d 20h /openrisc/trunk/orpsocv2/rtl/verilog/
403 ORPSoC big upgrade - intermediate check in. Lots still missing. To come very shortly. julius 4977d 02h /openrisc/trunk/orpsocv2/rtl/verilog/
397 ORPSoCv2:

doc/ path added, with Texinfo documentation. Still a work in progress.

VPI files updated.

OR1200 l.maci instruction test added. highlighting bug with immediate field for that instruction.

Various cycle accurate model updates. Now uses orpsoc-defines.v (processed C-compat. version) to build.		 julius 4979d 07h /openrisc/trunk/orpsocv2/rtl/verilog/
392 ORPSoCv2 software path reorganisation stage 1. julius 4982d 23h /openrisc/trunk/orpsocv2/rtl/verilog/
391 Removing modules no longer needed in ORPSoCv2 julius 4983d 23h /openrisc/trunk/orpsocv2/rtl/verilog/
373 ORPSoCv2 software update for compatibility with OR toolchain 1.0 julius 5015d 06h /openrisc/trunk/orpsocv2/rtl/verilog/
364 OR1200 passes verilator lint. Mainly fixes to widths, and all case statements
altered to casez and Xs changed to ?s.

OR1200 PIC default width back to 31 (was accidentally changed to ORPSoC's 20
last checkin)

OR1200 spec updated to version 0.9, various updates.

OR1200 in ORPSoC and main OR1200 in sync, only difference is defines.		 julius 5027d 03h /openrisc/trunk/orpsocv2/rtl/verilog/
363 ORPSoC's RTL code fixed to pass linting by Verilator.

ORPSoC's debug interface disabled for now in both RTL and System C top level.

Profiled building of cycle-accurate model now done correctly.		 julius 5027d 13h /openrisc/trunk/orpsocv2/rtl/verilog/
362 ORPSoCv2 verilator building working again. Board build fixes to follow julius 5028d 22h /openrisc/trunk/orpsocv2/rtl/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.