OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [trunk/] [orpsocv2/] [sw/] - Rev 468

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
393 ORPSoCv2 software rearrangement in progress. Basic tests should now run again. julius 5013d 07h /openrisc/trunk/orpsocv2/sw/
392 ORPSoCv2 software path reorganisation stage 1. julius 5013d 23h /openrisc/trunk/orpsocv2/sw/
374 ORPSoCv2 adding some files forgotten from last checkin julius 5046d 06h /openrisc/trunk/orpsocv2/sw/
373 ORPSoCv2 software update for compatibility with OR toolchain 1.0 julius 5046d 06h /openrisc/trunk/orpsocv2/sw/
363 ORPSoC's RTL code fixed to pass linting by Verilator.

ORPSoC's debug interface disabled for now in both RTL and System C top level.

Profiled building of cycle-accurate model now done correctly.		 julius 5058d 14h /openrisc/trunk/orpsocv2/sw/
361 OPRSoCv2 - adding things left out in last check-in julius 5060d 03h /openrisc/trunk/orpsocv2/sw/
360 First checkin of new ORPSoC set up - more to come, all but RTL tests temporarily broken julius 5060d 04h /openrisc/trunk/orpsocv2/sw/
358 OR1200's reset now configurable as active high or active low. Thanks to patch
from OpenCores contributor Kuoping.

Updated OR1200 in ORPSoCv2 and OR1200 project.		 julius 5060d 13h /openrisc/trunk/orpsocv2/sw/
356 Added new simple MAC test to ORPSoC test suite:
* orpsocv2/sw/or1200asm/or1200asm-mac.S: Added

Fixed MAC pipeline issue in OR1200
* or1200/rtl/verilog/or1200_mult_mac.v: Made mac_op valid only once per insn.
* orpsocv2/rtl/verilog/components/or1200/or1200_mult_mac.v: ""

* orpsocv2/sw/dhry/dhry.c: Changed final output to be same as ORPmon version
* orpsocv2/sim/bin/Makefile: Added new MAC test to default tests		 julius 5060d 22h /openrisc/trunk/orpsocv2/sw/
354 Fixed ORPSoCv2 Dhrystone test, rewrote timer interrut

* sw/support/crt0.S: Tick timer interrupt to increment variable
now in place instead of calling customisable
interrupt vector handler

Changed all system frequencies in design to 50MHz.		 julius 5062d 04h /openrisc/trunk/orpsocv2/sw/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.