OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] - Rev 833

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
649 porting some of standard demo tasks

fix serial port(UART) interrupt handler
filepang 4627d 04h /openrisc/trunk/rtos/
637 porint parallel port(gpio) management task filepang 4654d 05h /openrisc/trunk/rtos/
636 porting serial port management task, interrupt hander filepang 4654d 05h /openrisc/trunk/rtos/
624 add missing delay slot instruction
vPortDisableInterrupts
vPortEnableInterrupts
filepang 4666d 12h /openrisc/trunk/rtos/
623 cleanup source code
Demo/OpenRISC_SIM_GCC/arch/support.h
Demo/OpenRISC_SIM_GCC/arch/interrupts.h
Demo/OpenRISC_SIM_GCC/arch/link.ld

add gpio driver

add gpio base address definition
filepang 4667d 03h /openrisc/trunk/rtos/
622 update uart driver for support multiple uart cores
from http://opencores.org/ocsvn/openrisc/openrisc/trunk/orpsocv2/sw/drivers/uart
filepang 4667d 06h /openrisc/trunk/rtos/
621 update sim.cfg for newer version of Or1ksim.
remove unused files.
cleanup source code.

insert non-local jump(setjmp) in xPortStartScheduler. now xPortStartScheduler() will
be returned by xPortEndScheduler().
filepang 4668d 21h /openrisc/trunk/rtos/
620 remove unused file
cleanup makefile
update uart_init(), disable interrupt before initialize.
jeremybennett 4669d 10h /openrisc/trunk/rtos/
616 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4683d 06h /openrisc/trunk/rtos/
615 Initial port of FreeRTOS by filepang (Kim Sung Su). jeremybennett 4683d 06h /openrisc/trunk/rtos/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.