OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [rtos/] - Rev 849

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
659 Fixed longjmp hal implementation skrzyp 4599d 01h /openrisc/trunk/rtos/
658 example configuration uses RAM startup skrzyp 4616d 23h /openrisc/trunk/rtos/
657 test generation fixed skrzyp 4617d 00h /openrisc/trunk/rtos/
654 added eCos-3.0 port skrzyp 4622d 20h /openrisc/trunk/rtos/
649 porting some of standard demo tasks

fix serial port(UART) interrupt handler
filepang 4651d 20h /openrisc/trunk/rtos/
637 porint parallel port(gpio) management task filepang 4678d 21h /openrisc/trunk/rtos/
636 porting serial port management task, interrupt hander filepang 4678d 21h /openrisc/trunk/rtos/
624 add missing delay slot instruction
vPortDisableInterrupts
vPortEnableInterrupts
filepang 4691d 04h /openrisc/trunk/rtos/
623 cleanup source code
Demo/OpenRISC_SIM_GCC/arch/support.h
Demo/OpenRISC_SIM_GCC/arch/interrupts.h
Demo/OpenRISC_SIM_GCC/arch/link.ld

add gpio driver

add gpio base address definition
filepang 4691d 20h /openrisc/trunk/rtos/
622 update uart driver for support multiple uart cores
from http://opencores.org/ocsvn/openrisc/openrisc/trunk/orpsocv2/sw/drivers/uart
filepang 4691d 22h /openrisc/trunk/rtos/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.