OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] - Rev 1044

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1024 Mess with printf/PRINTF fixed. Ethernet test changed to support latest changes. simons 7988d 00h /or1k/branches/stable_0_1_x/
1023 Now most of the configuration registers are updatded automatically based on defines in or1200_defines.v. lampret 7988d 10h /or1k/branches/stable_0_1_x/
1022 As per Taylor Su suggestion all case blocks are full case by default and optionally (OR1200_CASE_DEFAULT) can be disabled to increase clock frequncy. lampret 7988d 13h /or1k/branches/stable_0_1_x/
1021 *** empty log message *** rherveille 7992d 15h /or1k/branches/stable_0_1_x/
1020 Fixed several bugs
Working version, tested on Bender hardware
rherveille 7992d 15h /or1k/branches/stable_0_1_x/
1019 fixed some bugs detected by Bender hardware rherveille 7992d 15h /or1k/branches/stable_0_1_x/
1018 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7992d 22h /or1k/branches/stable_0_1_x/
1017 TX_BD_NUM register now contains a real number of transmit BDs (before this was n*2) simons 7992d 23h /or1k/branches/stable_0_1_x/
1016 64 bytes is the smallest packet size. simons 7993d 15h /or1k/branches/stable_0_1_x/
1015 Host type was not recognized. simons 7994d 01h /or1k/branches/stable_0_1_x/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.