OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] - Rev 1555

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
1530 Move the checking of the debug channel into the TRACE() macro nogj 6950d 05h /or1k/branches/stable_0_2_x/or1ksim/
1529 * The effective address as written to the I/DCBPR registers needs to be translated by the respective mmu.
* Don't treat any values as special in the handling of DCPBR, DCBFR, DCBIR, ICBPR and ICBIR.
nogj 6951d 07h /or1k/branches/stable_0_2_x/or1ksim/
1528 s/HAS_ISBLANK/HAVE_ISBLANK/ fix compileing on windows/cygwin. Reported by Kuoping Hsu and Girish Venkatar nogj 6951d 13h /or1k/branches/stable_0_2_x/or1ksim/
1527 Fix the execution log when an mtspr instruction causes an itlb miss nogj 6951d 13h /or1k/branches/stable_0_2_x/or1ksim/
1526 Fix a very outdated comment nogj 6951d 13h /or1k/branches/stable_0_2_x/or1ksim/
1525 Rename ADDR_PAGE to IADDR_PAGE nogj 6951d 13h /or1k/branches/stable_0_2_x/or1ksim/
1524 Check OR32_IF_DELAY instead of it_jump || it_branch nogj 6951d 13h /or1k/branches/stable_0_2_x/or1ksim/
1523 Bring config files up-to-date with recent changes nogj 6951d 13h /or1k/branches/stable_0_2_x/or1ksim/
1522 Add the cycles debug channel to print the value of the cycle counter before each line nogj 6951d 13h /or1k/branches/stable_0_2_x/or1ksim/
1521 Add {TRACE,ERR,FIXME,WARN}_ON macros to get the state of the given debug channel nogj 6951d 13h /or1k/branches/stable_0_2_x/or1ksim/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.