OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [testbench/] - Rev 1420

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
840 Added execution of pre and post simulation shell scripts.
Script should be named <testname>.pre.sh for pre-execution script
and <testname>.post.sh for post-execution script.
ivang 8139d 10h /or1k/branches/stable_0_2_x/or1ksim/testbench/
838 Bug fix. ivang 8140d 03h /or1k/branches/stable_0_2_x/or1ksim/testbench/
837 Configuration for ethernet testcase. ivang 8140d 05h /or1k/branches/stable_0_2_x/or1ksim/testbench/
836 Fixed bug in file interface. Modified testcase to suid modifications. ivang 8140d 05h /or1k/branches/stable_0_2_x/or1ksim/testbench/
826 or32-uclinux target added markom 8147d 12h /or1k/branches/stable_0_2_x/or1ksim/testbench/
802 Cache and tick timer tests fixed. simons 8160d 13h /or1k/branches/stable_0_2_x/or1ksim/testbench/
733 Fixed configuration. ivang 8188d 06h /or1k/branches/stable_0_2_x/or1ksim/testbench/
730 tick section is now obsolete; update your .cfg files! markom 8189d 11h /or1k/branches/stable_0_2_x/or1ksim/testbench/
715 dhrystones strcmp repaired markom 8191d 13h /or1k/branches/stable_0_2_x/or1ksim/testbench/
705 Updated changed registers. ivang 8197d 09h /or1k/branches/stable_0_2_x/or1ksim/testbench/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.