OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [MW_0_8_9PRE7/] - Rev 637

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
616 flags test added markom 8257d 05h /or1k/tags/MW_0_8_9PRE7/
615 cmov and extxx instructions; add, addi, and, andi now set flag markom 8257d 05h /or1k/tags/MW_0_8_9PRE7/
614 Changed to support new debug if. simons 8257d 13h /or1k/tags/MW_0_8_9PRE7/
613 init: trap exception occurs always; initialization of sr not needed anymore markom 8258d 10h /or1k/tags/MW_0_8_9PRE7/
612 Tick timer period extended to meet real timing. simons 8258d 11h /or1k/tags/MW_0_8_9PRE7/
611 EEAR register is not changed by trap, sys, int, tick and range exception. simons 8259d 12h /or1k/tags/MW_0_8_9PRE7/
610 Changed default reset values for SR and ESR to match or1ksim's. Fixed flop model in or1200_dpram_32x32 when OR1200_XILINX_RAM32X1D is defined. lampret 8259d 13h /or1k/tags/MW_0_8_9PRE7/
609 Added wb_err_o to flash and sram i/f for testing the buserr exception. lampret 8259d 13h /or1k/tags/MW_0_8_9PRE7/
608 Range exception removed from test. simons 8260d 08h /or1k/tags/MW_0_8_9PRE7/
607 single step steps just one instruction ^c bug fixed markom 8260d 08h /or1k/tags/MW_0_8_9PRE7/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.